发明名称 MEMORY SYSTEM
摘要 <p>PURPOSE: To provide a memory system efficiently rewritable without retreating the data in an erase area at a rewriting time. CONSTITUTION: Memory chips CH1-CHk capable of simultaneously writing the data in plural pieces of memory cells on one word line by using a sense latch circuit, and an interface means 100 interfacing them with the outside are adopted, and one word line is defined one sector similarly to erasure, and the write in sector is attained. Since the unit of the write coincides with the same of the erasure, the temporarily keeping work of the data required when the data are rewritten and a retreat area for it are eliminated.</p>
申请公布号 JPH0869698(A) 申请公布日期 1996.03.12
申请号 JP19940228780 申请日期 1994.08.30
申请人 HITACHI LTD 发明人 SASAKI TOSHIO;KATO MASATAKA;ADACHI TETSUO;TANAKA TOSHIHIRO;KUME HITOSHI;KIMURA KATSUTAKA
分类号 G11C17/00;G11C16/02;G11C16/06;H01L21/8247;H01L27/115;(IPC1-7):G11C16/06 主分类号 G11C17/00
代理机构 代理人
主权项
地址