发明名称 MULTICHIP MODULE HAVING INTEGRATION TESTING CIRCUIT AND MANUFACTURE THEREOF
摘要 PROBLEM TO BE SOLVED: To easily test integrated circuit chips and mutually connected wires to electrically joint the integrated circuit chips by providing a semiconductor logic circuit electrically connected to ones of integrated circuits on an interlaid substrate. SOLUTION: Plural integrated circuit chips 12 are arranged to be faced down on an interlaid substrate 14. The interlaid substrate 14 is provide in a cavity in an indicating carrier 16. Wire-bond mutual connections 18 are electrically connected to the inputs/outputs of the integrated circuit chips 12 via plural layers of mutually connecting wires with parts of the interlaid substrate 14. In the interlaid substrate 14, a semiconductor logic circuit is provided which is electrically connected to ones of the integrated circuit chips 12. The logic circuit has a scanning line for a latch such as a multiplexer latch or a shift register latch. The logic circuit is used to easily test a multichip module following the manufacture of the module.
申请公布号 JPH0868832(A) 申请公布日期 1996.03.12
申请号 JP19950183699 申请日期 1995.07.20
申请人 INTERNATL BUSINESS MACH CORP <IBM> 发明人 EDOWAADO JIYON SUPOORU;TOOMASU MAATEIN SUTOOREI
分类号 G01R31/28;G01R31/3185;H01L21/66;H03K19/00;(IPC1-7):G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址