发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT AND INSPECTION METHOD THEREFOR
摘要 PURPOSE: To test a high-speed interface part of LSI by using a high-speed SLI tester, having a minimum number of pins less than the number of all function terminals of the LSI to be inspected. CONSTITUTION: A selector 24 brings the input data of a high-speed interface back to an output part through a loop. An FIFO buffer 16 temporarily stores loop-back data. A sequencer 17 controls the loop-back operation. These parts are provided. Thus, the data inputted from the high-speed interface part are brought back to the high-speed interface part as the output data by way of the loop, and the testing is performed with an LSI tester.
申请公布号 JPH0862298(A) 申请公布日期 1996.03.08
申请号 JP19940224027 申请日期 1994.08.26
申请人 NEC CORP 发明人 ARAI TOMOHISA
分类号 G01R31/28;G01R31/3185;G06F11/273;H01L21/66;H01L21/82;H01L21/822;H01L27/04 主分类号 G01R31/28
代理机构 代理人
主权项
地址