发明名称 FORMATTING/DEFORMATTING CIRCUIT OF DIGITAL DATA
摘要 PURPOSE: To separately execute the operation of the formatting/deformatting of digital data from a digital signal processor, and to decrease a required time and the consumption of a power at the time of the formatting/deformatting, related with the formatting deformatting circuit of the digital data. CONSTITUTION: This circuit is constituted of a data RAM 50 which stores data for formatting, a program ROM 60 which stores a program for controlling the generation of an address, an address generating and parallel/serial converting part 41 which generates the address and converts parallel data outputted from the data RAM 50 into serial data, a data storing part 42 which stores the serial data outputted from the address generating and parallel/serial converting part 41, and a data outputting part 43 which divides and outputs data serially outputted from the data storing part 42 by prescribed bit units.
申请公布号 JPH0844531(A) 申请公布日期 1996.02.16
申请号 JP19950101060 申请日期 1995.04.25
申请人 L G DENSHI KK 发明人 TE UON KUN
分类号 G06F5/00;H03M9/00;(IPC1-7):G06F5/00 主分类号 G06F5/00
代理机构 代理人
主权项
地址