发明名称 |
Method for manufacturing a capacitor structure of a semiconductor memory device |
摘要 |
A method for manufacturing a capacitor structure of a highly integrated semiconductor memory device. A first conductive layer is formed on a semiconductor substrate, and a first pattern is formed on the first conductive layer. A first material layer is formed on the resultant structure whereon the first pattern is formed, and the first material layer is etched anisotropically, to thereby form a spacer on the side of the first pattern. After etching the first conductive layer using the spacer as an etch-mask, the first pattern is removed. A second conductive layer is formed on the resultant structure and etched anisotropically. The spacer is removed, to thereby form a storage electrode of a capacitor. The distance between neighboring capacitors can be minimized to a value smaller than the limitation imposed by the lithographic technique, to thereby maximize the area of the capacitor.
|
申请公布号 |
US5491103(A) |
申请公布日期 |
1996.02.13 |
申请号 |
US19940225287 |
申请日期 |
1994.04.08 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
AHN, TAE-HYUK;NAM, IN-HO;YOON, JOO-YOUNG |
分类号 |
H01L27/04;H01L21/822;H01L21/8242;H01L27/10;H01L27/108;(IPC1-7):H01L21/70;H01L27/00 |
主分类号 |
H01L27/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|