发明名称 Reduced stress terminal pattern for integrated circuit devices and packages
摘要 A terminal pattern is provided for an integrated circuit device, such as a ball grid array package or an integrated circuit flip chip. The terminal pattern is composed of a number of terminals arranged in concentric arrays, each array having a substantially circular shape and being composed of a number of terminals. The terminal pattern is composed of at least two arrays, and more typically three or more arrays. When the integrated circuit device is mounted to its intended substrate, the individual terminals of the terminal pattern each register with and are soldered to a corresponding conductor of a conductor pattern formed on the substrate. A significant advantage is that, due to the terminals of the terminal pattern being arranged in concentric arrays, a smaller maximum width for the terminal pattern is achieved than possible with a conventional rectangular terminal pattern having the same number of terminals. As such, the terminal pattern and the resulting solder joints between the terminal pattern and its corresponding conductor pattern exhibit improved fatigue life as compared to the conventional rectangular terminal pattern.
申请公布号 US5491364(A) 申请公布日期 1996.02.13
申请号 US19940299924 申请日期 1994.08.31
申请人 DELCO ELECTRONICS CORPORATION 发明人 BRANDENBURG, SCOTT D.;MURPHY, WILLIAM S.;SYED, AHMER R.;KING, DAVID A.;YEH, SHING
分类号 H01L23/498;H05K1/11;H05K3/34;(IPC1-7):H01L23/50 主分类号 H01L23/498
代理机构 代理人
主权项
地址