| 摘要 |
<p>A memory circuit (20) is disclosed with stress circuitry for detecting data retention defects in the memory cells. The memory circuit (20) comprises a memory cell array (22) coupled to bit lines, an access circuit (24) coupled to access the memory cells, and a discharge circuit coupled to stress the memory cells.</p> |
