| 摘要 |
PURPOSE:To obtain a system switching device where synchronization of cell phases of active and standby systems is established in a short time and transmission quality is not lost. CONSTITUTION:A 0 system input 1 is given to a 0 system memory 2 being a FIFO memory. An output of the 0 system memory 2 is given to a selector 9 and also to a 0 system register 3. Furthermore, the 0 system memory 2 and the 0 system register 3 are connected to a comparator circuit 4. Furthermore, a counter 5 is provided in interlocking with the comparator circuit 4. A 1 system input 6 is given to a 1 system memory 7. An output of the 1 system memory is given to the selector 9 and also to a 1 system register 8. Furthermore, the 1 system memory 7 and the 1 system register 8 are connected to the comparator circuit 4. A selection output 10 is obtained at an output of the selector 9. The operation of the 0 system memory 2, the 0 system register 3, the counter 5, the 1 system memory 7, the 1 system register 8 and the selector 9 is controlled entirely by a control circuit 11.
|
