发明名称 Timing verification by successive approximation
摘要 Apparatus for developing and verifying systems. The disclosed apparatus employs a computationally-tractable technique for verifying whether a system made up of a set of processes, each of which has at least one delay constraint associated with it, satisfies a given temporal property. The technique deals with the verification as a language inclusion problem, i.e., it represents both the set of processes and the temporal property as automata and determines whether there is a restriction of the set of processes such that the language of the automaton representing the restricted set of processes is included in the language of the automaton representing the temporal property. The technique is computationally tractable because it deals with the problem iteratively: it tests whether a current restriction of the set of processes is included, and if not, it employs a counter-example for the inclusion to either determine that the delay constraints render satisfaction of the given temporal property or to derive a new restriction of the set of processes. Further included in the disclosure are techniques for checking the timing consistency of the counter-example with respect to a delay constraint and techniques for finding the optimal delay constraint.
申请公布号 US5483470(A) 申请公布日期 1996.01.09
申请号 US19920906082 申请日期 1992.06.29
申请人 AT&T CORP. 发明人 ALUR, RAJEEV;ITAI, ALON;KURSHAN, ROBERT P.;YANNAKAKIS, MIHALIS
分类号 G05B19/02;G06F17/50;(IPC1-7):G06F17/00 主分类号 G05B19/02
代理机构 代理人
主权项
地址