Cache memory utilizing pseudo static four transistor memory cell

摘要

A four transistor memory cell having a pair of cross coupled transistors and a pair of pass gates is disclosed. The four transistor memory cell is refreshed by charge transfer between the bit lines the internal nodes during bit line precharge.