发明名称 |
Semiconductor device having multilayered wiring structure and method of manufacturing the same. |
摘要 |
<p>An amorphous silicon layer (14) is formed on the side wall of a first wiring layer (13) having a predetermined wiring width and formed in a predetermined shape by patterning. A silicon oxide layer (15) is covering the first wiring layer and the amorphous silicon layer, and a through-hole is formed in the silicon oxide layer so that a portion of the first wiring layer is exposed. A tungsten layer (17) is filling the through-hole, and a second wiring layer (18) connected to the tungsten layer is formed on the silicon oxide layer. <IMAGE></p> |
申请公布号 |
EP0444695(B1) |
申请公布日期 |
1995.12.06 |
申请号 |
EP19910103083 |
申请日期 |
1991.03.01 |
申请人 |
KABUSHIKI KAISHA TOSHIBA;TOSHIBA MICRO-ELECTRONICS CORPORATION |
发明人 |
MATSUOKA, FUMITOMO, C/O INTELLECTUAL PROPERTY DIV.;IKEDA, NAOKI, C/O INTELLECTUAL PROPERTY DIV. |
分类号 |
H01L21/768;H01L23/29;H01L23/522;(IPC1-7):H01L21/768;H01L23/485 |
主分类号 |
H01L21/768 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|