发明名称 RECEIVER WITH BUILT-IN SCRAMBLE DECODER
摘要 PURPOSE:To provide a receiver with built-in scramble decoder excellent in operability. CONSTITUTION:A scramble data decoding part 4 reads data showing a scramble system from a bit stream signal S1 and data showing the contract state of a receiver, and a result S3 discriminating the scramble system and data S4 showing the contract state of the receiver are transmitted to a control part 8. A PCM demodulation part 7 discriminates chargeable broadcasting or no- charge broadcasting in the scramble state read from a video/sound scramble bit and supplies the data S2 to the control part 8. The control part 8 always monitors by recording data S2, S3 and S4 in a storage part 9 and updates recorded data of the storage part 9 whenever a broadcasting state is changed. The control part 8 judges the scramble system, the contract state of the receiver and pay/free broadcasting based on data which is read at present and stored data. The judged result is supplied to a display processing part 10 and is displayed on a screen.
申请公布号 JPH07303247(A) 申请公布日期 1995.11.14
申请号 JP19940119638 申请日期 1994.05.09
申请人 VICTOR CO OF JAPAN LTD 发明人 ASHIZAWA KOICHI
分类号 H04N7/20;H04N21/41;H04N21/4405;H04N21/442 主分类号 H04N7/20
代理机构 代理人
主权项
地址
您可能感兴趣的专利