System for forming test patterns for large scale integrated circuits

摘要

A system for forming test patterns of an LSI as a test pattern formation target includes an extraction condition setting means and a state value data acquiring means. The extraction condition setting means sets a state value extraction condition for the LSI. The state value data acquires data of the state values of the input/output pins of the LSI during the logic simulation of a logic circuit including the LSI while the condition set by the extraction condition setting means is satisfied. The test patterns of the LSI are formed on the basis of the data acquired by the state value data acquiring means.