发明名称 |
Load signal generating method and circuit for non-volatile memories. |
摘要 |
<p>A circuit (100) for generating data load pulses (L) of variable length as required, and comprising a source (5) for supplying a short load signal (SP), and a delay element (19) for generating longer pulses (STP) as of the short load signal. A static operating mode is provided wherein a load pulse is generated and maintained throughout static operation or as long as critical conditions (standby state, low voltage) persist. An extended pulse is always generated on exiting static operating mode; and the delay element (19) may be disabled by a command (EN) when extended timing is not required. <IMAGE></p> |
申请公布号 |
EP0678873(A1) |
申请公布日期 |
1995.10.25 |
申请号 |
EP19940830071 |
申请日期 |
1994.02.18 |
申请人 |
STMICROELECTRONICS S.R.L. |
发明人 |
PASCUCCI, LUIGI;GOLLA, CARLA MARIA |
分类号 |
G11C5/14;G11C17/00;G11C7/00;G11C7/22;G11C16/02;G11C16/32;(IPC1-7):G11C16/06 |
主分类号 |
G11C5/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|