发明名称 |
Process and device for the implementation of the Viterbi algorithm using a metric memory with reduced bandwidth (longer cycle access time). |
摘要 |
This device comprising a digital signal processor (1) proper, a ROM program memory (2) and a RAM data memory (3) which are connected respectively to the processor, is characterized in that associated with the RAM data memory is a RAM Viterbi memory (7) including means for executing addition, comparison and selection operations of the Viterbi algorithm, and logic (8) for controlling the RAM Viterbi memory (7). The add/compare/select (ACS) procedure computes sixteen new metrics "Ms" from the previous metric "Me" for each sample P(s). Two metrics Ms(j) and Ms(j+8) are computed in parallel. In general, two separate memories Me(2j) and Me(2j+1) are used to improve the bandwidth of the memory and to reduce the number of execution cycles for the ACS algorithm, which only needs one memory cycle. <IMAGE> |
申请公布号 |
EP0677928(A1) |
申请公布日期 |
1995.10.18 |
申请号 |
EP19950400863 |
申请日期 |
1995.04.18 |
申请人 |
TEXAS INSTRUMENTS FRANCE;TEXAS INSTRUMENTS INCORPORATED |
发明人 |
CHAUVEL, GERARD;VILLEVIEILLE, JEAN-LUC |
分类号 |
H03H17/02;G06F7/00;G06F11/10;G06F17/10;H03M13/23;H03M13/41 |
主分类号 |
H03H17/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|