| 摘要 |
discriminating whether an error is generated in a system bus cycle when read/write operations are performed in a memory by a cache operation according to priority discrimination; and if the error is generated, generating a fail signal to allow a busy signal to be invalid, thus assigning a system bus use right to other processor.
|
