| 摘要 |
A novel family of adiabatic dynamic logic gates can have power*delay products at least an order of magnitude or more below that which was possible in previous families of logic gates. No complex circuitry or unusually configured devices are needed to implement this logic family. In particular, this logic family requires fewer devices and less area per logic gate as compared with ordinary CMOS logic circuitry. This is unlike previous reversible logic proposals which required large numbers of transistors per gate. This logic circuitry can operate from very low supply voltages and need not be optimized for a particular voltage. This logic does not suffer from crowbar currents usually found in prior circuitry such as CMOS logic. Logic levels are regenerated at nearly every stage unlike some previous schemes which reduce energy dissipation only by sacrificing logic levels. At each stage in a calculation, this logic recovers a substantial amount of the energy used to perform the calculation and returns it to the power supply.
|
