发明名称 OUTLINE ENHANCING CIRCUIT
摘要 The device generates correct outline compensation signal by eliminating the base noise which is superimposed on the outline compensation signal. The device comprises: the first and the second delay unit(11)(12) which delays the input signal for a fixed time; an adder(13) which sums the output of the second delay unit and the input signal(IN); an input unit(18) which generates the positive/ negative outline signal corrupted with noises; negative/positive pulse generator (19)(20) which produces the negative/positive pulse respectively after eliminating the base noise; and an adder(21) which sums the negative and positive pulse signal to produce the outline compensation signal.
申请公布号 KR950012250(B1) 申请公布日期 1995.10.16
申请号 KR19920024711 申请日期 1992.12.17
申请人 LG ELECTRONIC INC. 发明人 CHOE, TAE - SONG
分类号 H04N5/208;(IPC1-7):H04N5/208 主分类号 H04N5/208
代理机构 代理人
主权项
地址
您可能感兴趣的专利