发明名称 |
Semiconductor integrated circuit device in which kink current disturbances of MOS transistors are suppressed |
摘要 |
Disclosed is a semiconductor integrated circuit device having a plurality of fine memory devices and its fabrication method, and particularly to a semiconductor integrated circuit device capable of suppressing the kink current disturbance of MOS transistors without reducing the junction characteristic of the diffusion layers and its fabrication method. In this device, an angle between the lower surface of each edge of a field oxide formed in an environmental device area, i.e. a peripheral circuit area, and the main surface of a semiconductor substrate is smaller than an angle between the lower surface of each edge of a field oxide formed in a memory cell area and the main surface of the semiconductor substrate. Further, the extension, in the direction of being parallel to the main surface of the semiconductor substrate, of each edge of the field oxide in the environmental device area is larger than the extension, in the direction of being parallel to the main surface of the semiconductor substrate, of each edge of the field oxide in the memory cell area.
|
申请公布号 |
US5455438(A) |
申请公布日期 |
1995.10.03 |
申请号 |
US19930069572 |
申请日期 |
1993.06.01 |
申请人 |
HITACHI, LTD.;HITACHI VLSI ENGINEERING CORP. |
发明人 |
HASHIMOTO, NAOTAKA;YAMANAKA, TOSHIAKI;HASHIMOTO, TAKASHI;SHIMIZU, AKIHIRO;OHKI, NAGATOSHI;ISHIDA, HIROSHI |
分类号 |
H01L21/762;H01L27/105;(IPC1-7):H01L27/088 |
主分类号 |
H01L21/762 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|