Load generator used in semiconductor memory device

摘要

A load generator is disclosed, which controls the voltage swing of the complementary logic signals generated in a semiconductor memory device. The load generator includes a first load circuit for controlling the potential levels of the signals appearing on a pair of complementary input signal lines. The first load circuit includes a first and second voltage dividers connected to the complementary input signal lines. Each of the first and second voltage dividers include a first voltage dividing transistor and a first voltage dividing resistive element connected in series between the semiconductor's low and high potential power supplies. The two first voltage dividing transistors are connected to each other in such a manner that a voltage, divided by one of the two transistors, is applied to the gate of the other transistor. The load generator further includes a second load circuit for controlling the potential levels of the signals appearing on a pair of complementary output signal lines. The second load circuit includes a third and fourth voltage dividing circuits associated with the first and second voltage dividing circuits and connected to the complementary output signal lines, respectively. Each of the third and fourth voltage dividing circuits includes a second voltage dividing transistor and a second voltage dividing resistive element, connected in series between the low and high potential power supplies.