发明名称 POWER-ON RESET CIRCUIT AND SOURCE VOLTAGE DETECTION CIRCUIT
摘要 <p>PURPOSE:To initialize a semiconductor integrated circuit device surely by generating a power-on reset signal even when a hit occurs, etc. CONSTITUTION:The source voltage detection circuit 1 of a power-on reset circuit receives arm input from a high-potential power source VII, and generates and outputs a detection voltage Vr of an L level when the high potential power source VII is not smaller than a predetermined voltage set beforehand. A control signal detection circuit 2 receives a control signal CS, and outputs an internal control signal CS1 similar to the control signal CS when the detector voltage Vr is the L level. When the detection voltage Vr is an H level, the detection circuit 2 outputs the internal control signal CS1 of an L level. A flip-flop circuit 3 generates a latch signal L1 obtained by latching the internal control signal CS1 output from the control signal detection circuit 2 based on the detection voltage Vr. A signal synthesizer circuit 4 logically synthesizes the latch signal L1 latched by the flip-flop circuit 3 and the detection voltage Vr, and outputs a synthesized reset signal.</p>
申请公布号 JPH07239348(A) 申请公布日期 1995.09.12
申请号 JP19940030449 申请日期 1994.02.28
申请人 FUJITSU LTD;FUJITSU VLSI LTD 发明人 OGAWA KAZUKI
分类号 G01R19/165;G06F1/24;H03K17/22;(IPC1-7):G01R19/165 主分类号 G01R19/165
代理机构 代理人
主权项
地址