发明名称 DIGITAL AUDIO-MEMORY COMMUNICATION SYSTEM
摘要 PURPOSE: To perform transmission and play-back at different speeds by providing a signal conversion circuit for converting digital data to analog data and a timing circuit for clock operating signals for indicating a voice message from a memory at a second data speed. CONSTITUTION: The receiver 14 of this digital voice storage system 10 receives an incoming signal to input it to a decoder 16 and the decoder 16 emit an enable signal when an input signal code matches with a decoder address. A control means 18 for switching, resetting and controlling the circuit of the system 10 controls and activates the system 10 in response to the enable signal from the decoder 16. The incoming signal is converted from analog to a digital format in a signal conversion means 20 and stored in the memory 22 and the means 18 calls the message from the memory 22, converts it from digital to analog for reproduction and outputs it through an audible amplifier 24 to a speaker. The decoder 16 is provided with a timer, ends the enable signal when the time set beforehand is ended in response to the timer and stores a new message in the memory 22.
申请公布号 JPH07240723(A) 申请公布日期 1995.09.12
申请号 JP19940161663 申请日期 1994.07.14
申请人 HERUFUERITSUHI RICHIYAADO JIEI 发明人 HERUFUERITSUHI RICHIYAADO JIEI
分类号 H03M1/12;H03M1/02;H04B1/66;H04B14/04;H04Q11/04;H04W84/02 主分类号 H03M1/12
代理机构 代理人
主权项
地址