发明名称 Lay-out structure of power source potential lines and grand potential lines for semiconductor integrated circuit
摘要 Among power supply lines for the standard cells provided nearby the corner part of an outer peripheral power supply line (the grand potential, for example) of a macro cell, the power supply line of the power source potential, for example, is connected to an inner peripheral power supply line (the power source potential) through an auxiliary power supply line provided on said corner part. The auxiliary power supply line is formed in L-shape with the first metal layer line and the perpendicular extending second metal layer line connected each other through a contact. Further, the first metal layer line of the auxiliary power supply line is provided so as to cross over the second metal layer line of the outer peripheral power supply line with an insulating layer therebetween. Therefore, the auxiliary power supply line can connect the inner peripheral power supply line and the power source potential line for the standard cell without electrical contact with the outer peripheral power supply line. Therefore, according to the present invention, all of the power supply lines can be connected each other by the automated lay-out technique without occurrence of short and manual modification, therefore the time course required for semiconductor integrated circuit development can be shortened.
申请公布号 US5442206(A) 申请公布日期 1995.08.15
申请号 US19940240549 申请日期 1994.05.11
申请人 NEC CORPORATION 发明人 IENAGA, TAKASHI;KAI, TOMOKO
分类号 H01L21/82;H01L27/02;(IPC1-7):H01L27/02;H01L27/10;H01L23/48 主分类号 H01L21/82
代理机构 代理人
主权项
地址