发明名称 |
Phased locked loop synthesizer using a digital rate multiplier reference circuit. |
摘要 |
<p>A phase locked loop synthesizer (20) for generating a digitally programmable, continuous wave signal comprises a rate multiplier (26) and divider (28) connected in a reference signal path to a phase detector ( 42). The rate multiplier and divider generate a reference signal which is programmable to any of a set of regularly spaced frequencies having exact decimal representations. The divider limits the peak-to-peak phase deviation of the rate multiplier. The phase detector locks a synthesized signal generated by a variable frequency oscillator (44) to the phase of the programmed reference signal. A spur filter (60) connected to the phase detector output (46) reduces spurious frequencies in the phase detector output. <IMAGE></p> |
申请公布号 |
EP0665651(A2) |
申请公布日期 |
1995.08.02 |
申请号 |
EP19950300129 |
申请日期 |
1995.01.10 |
申请人 |
HEWLETT-PACKARD COMPANY |
发明人 |
DAVIDSON, MARK N.;HILLSTROM, TIMOTHY L. |
分类号 |
H03L7/197;H03L7/093;H03L7/18;H03L7/185;(IPC1-7):H03L7/197 |
主分类号 |
H03L7/197 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|