发明名称 Power multiplication circuit which reduces an offset voltage of a Hall element to zero
摘要 A power multiplication circuit including a Hall element for generating between voltage output terminals thereof a first output voltage corresponding to a power of a system under measurement. The circuit further includes a voltage polarity detection circuit for detecting a polarity of a power source voltage of the system and an operating circuit connected to receive the first output voltage and the polarity for amplifying the first output voltage and for changing over between amplified first output voltage and an inverted voltage of the amplified first output voltage to generate a second output voltage in accordance with the polarity. The circuit also includes an integrating amplifier circuit for integrating the second output voltage to generate an integrated signal and a variable resistance element connected between one of the voltage output terminals of the Hall element and ground, and connected to receive the integrated signal. The resistance thereof is changed by the integrated signal so that an offset voltage of the Hall element is reduced to zero.
申请公布号 US5438258(A) 申请公布日期 1995.08.01
申请号 US19930099535 申请日期 1993.07.30
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 MARUYAMA, RYOJI
分类号 G01R21/08;(IPC1-7):G01R21/00 主分类号 G01R21/08
代理机构 代理人
主权项
地址