摘要 |
A module incorporating flash memory chips. An interface enables power down of the chips in response to a power down signal and provides an interrupt signal indicating when all of the ready lines from the memory chips are in a ready state, thereby reducing the need for polling the status registers in the chips.
|