Anordnung zur Synchronisierung der Ausgangspulse einer Schaltung mit einem Eingangstakt.
摘要
A device for synchronizing the output test pattern signals (14) of a test circuit with the clock signal (14) of a device under test (DUT). The invention uses a programmable delay (56) in the feedback loop of a phase locked loop system (20) to adjust the phase of the test pattern signals (14) to be synchronized with the clock (12) of the device under test (DUT).
申请公布号
DE3853450(T2)
申请公布日期
1995.07.27
申请号
DE19883853450T
申请日期
1988.05.26
申请人
HEWLETT-PACKARD CO., PALO ALTO, CALIF., US
发明人
REDIG, MICHAEL J., LOVELAND COLORADO 80537, US;PRATER, DAVID M., SALEM NEW HAMPSHIRE 03079, US