摘要 |
A phase lock loop (PLL) arrangement includes a voltage controlled ring oscillator (VCRO) including delay elements whose delay is controlled by a control voltage produced by the PLL. A phase error detector is provided which compares pulses of a PLL feedback frequency with pulses of a delayed reference signal, the delay being provided by further delay elements controlled by the same control voltage. The phase error detector produces an output signal which indicates when phase error exceeds a predetermined tolerance, and also indicates an absence of frequency lock.
|