首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
METHOD AND SYSTEM FOR LOGICAL SIMULATION IN CONSIDERATION OF VARIANCE IN DELAY TIME
摘要
申请公布号
JPH07182381(A)
申请公布日期
1995.07.21
申请号
JP19930322839
申请日期
1993.12.21
申请人
PFU LTD
发明人
KAWACHI HIDESHIGE
分类号
G06F17/50;(IPC1-7):G06F17/50
主分类号
G06F17/50
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Slow acting pocketed spring core having fibrous material and sheets glued to pockets
Leg assembly for infant enclosure
Convertible furniture item
Polyamides and polyesters blended with a lithium salt interfacial tension reducing agent
Apparatus and method for reception control
Audiovisual program content preparation method, and associated system
Content delivery system and method, and server apparatus and receiving apparatus used in this content delivery system
Spindle motor and disk drive apparatus
Layout method for soft-error hard electronics, and radiation hardened logic cell
Conversion of circuit description to an abstract model of the circuit
Methods and systems for preparing mixed-content documents
Tracking tag content by keywords and communities
Message-passing and forced convergence decoding method
Integrated circuit package with multiple dies and a synchronizer
Communications system providing asynchronous communications over the internet and related methods
Movable tap finite impulse response filter
Attributed key-value-store database system
Creating ad hoc relationships between entities
Method and device for automated palletizing of packages to form stable stacks
Creation of ad hoc social networks based on issue identification
