Cache memory systems.

摘要

A cache control circuit reduces accesses to main memory in a multiple cache multiprocessing system. The circuit allows the use of multiple caches with a single central processing unit, and facilitates burst-mode operations.