发明名称 |
Method for forming a vertical transistor with a stacked capacitor DRAM cell |
摘要 |
There is shown a method for fabricating a vertical DRAM cell which includes a field effect transistor having a gate electrode and source/drain elements and a capacitor. There is provided a pattern of field oxide isolation in a silicon substrate wherein there are a pattern of openings to the silicon substrate. A pattern is formed of bit lines and a pattern of lines of holes with a hole located within each of the openings to said silicon substrate which lines of holes and bit lines are perpendicular to one another and which the lines cross at the planned locations of the vertical DRAM cell at the pattern of openings to the silicon substrate. A gate dielectric is formed on the surfaces of the holes. A doped polysilicon layer is formed in and over the holes so that it covers the gate dielectric and the field oxide isolation. A silicon nitride layer is formed over the doped polysilicon layer. Patterning and etching is done to the silicon nitride layer and doped polysilicon layer to form the opening for the capacitor node contact to the buried source/drain of the vertical field effect transistor (switching device for the storage signal) and establish said gate electrode in the hole and word line pattern over the field oxide insulator. A silicon oxide spacer is formed over the sidewalls of the silicon nitride and doped polysilicon layer. A capacitor is formed in and over the hole to complete the vertical DRAM cell.
|
申请公布号 |
US5429977(A) |
申请公布日期 |
1995.07.04 |
申请号 |
US19940208713 |
申请日期 |
1994.03.11 |
申请人 |
INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE |
发明人 |
LU, CHIN-YUAN;TSENG, HORNG-HUEI |
分类号 |
H01L27/108;(IPC1-7):H01L21/70;H01L27/00 |
主分类号 |
H01L27/108 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|