| 摘要 |
Disclosed is a multi-input memory circuit comprising a first input gate (20) for selecting one of a plurality of data signals, a first inverting gate (2) for receiving the output of the first input gate as an input, a first feedback gate (30), which has a structure of a vertical lamination inverter, receives a plurality of clock signals (CLK1,CLK2), inverted signals (CLK1B,CLK2B) of those clock signals and the output of the first inverting gate (2), and has its output terminal connected to the output terminal of the first input gate (20), and a second input gate (50), which has a vertical lamination inverter structure, and receives a plurality of clock signals, inverted signals of those clock signals and the output of the first input gate (20), and a second feedback gate (60), which has a horizontal lamination inverter structure, receives a plurality of clock signals, inverted signals of those clock signals and the output of the second inverting gate (3), and has its output terminal connected to the output terminal of the second input gate (50). With this structure, a system of matching the phases of control signals for the individual gates with one another is latently incorporated in the multi-input edge-trigger type memory circuit, thereby preventing data dropout. <IMAGE> |
