发明名称 |
Auxiliary control signal decode using high performance address lines |
摘要 |
An apparatus that develops the M16* control signal, which indicates a 16 bit memory device is responding, from the latched address LA<> lines to provide a faster response time than if it were decoded from the SA<> address lines. Decode values for specific 8 kbyte blocks in a 128 kbyte address range are stored. The particular value for an 8 kbyte block is multiplexed and provided to the M16* line based on the decode of the LA address lines.
|
申请公布号 |
US5423021(A) |
申请公布日期 |
1995.06.06 |
申请号 |
US19930166275 |
申请日期 |
1993.12.13 |
申请人 |
COMPAQ COMPUTER CORPORATION |
发明人 |
THOME, GARY W.;ROGER, JR., HARRY R. |
分类号 |
G06F13/42;(IPC1-7):G06F13/14;G06F13/18 |
主分类号 |
G06F13/42 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|