| 摘要 |
An address count which increases up to, or decreases down from, a user-selected value is generated by a non-fully-decoded address generator (10) which is configured of a plurality of interconnected, sequentially-actuated of bit generators (12'1-12'k), each generating a separate one of the bits of the address count. Each of the bit generators is presettable to at least one logic state, with at least one bit generator being presettable to a separate one of two logic states. A control circuit (30' presets the bit generators in accordance to the user-selected initial value so that when the bit generators are sequentially actuated, their collective count runs up to, or down from, the seed value. |
