| 发明名称 |
ARBITRATOR OF PACKET PROCESSING UNITS |
| 摘要 |
<p>The packet processing apparatus arbitrator constructs the circuit using GAL. This arbitrator can be changed easily, operates with low power consumption and especially decreases the number of components. The packet switching system consists of a dualized packet call control processor(11), dualized packet call control processor arbitrators(12, 13), dualized central arbitrators(14, 15), dualized packet processing apparatus arbitrators(16, 17), a packet processing block(18) and a packet bus(19).</p> |
| 申请公布号 |
KR950005640(B1) |
申请公布日期 |
1995.05.27 |
| 申请号 |
KR19920004381 |
申请日期 |
1992.03.17 |
| 申请人 |
ELECTRONICS AND TELECOMMUNICATION RESEARCH INSTITUTE;KOREA TELECOMMUNICATION CORP. |
发明人 |
JANG, JAE - DOK;KIM, DOK - HWAN;HONG, HYON - HA;HAN, CHI - MUN |
| 分类号 |
H04L12/40;H04L12/24;H04L12/26;(IPC1-7):H04L12/56 |
主分类号 |
H04L12/40 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
