发明名称 |
Serial data clock recovery circuit using dual oscillator circuit |
摘要 |
A serial data clock receiver circuit (11) is provided that synchronizes a clock signal to data. The serial data clock receiver circuit (11) comprises a control circuit (21), a dual oscillator circuit (19), and a phase locked loop circuit (22). The control circuit (21) arms the dual oscillator circuit (19) for being enabled during an idle period. The phase locked loop circuit (22) provides a reference voltage for the dual oscillator circuit (19). The dual oscillator circuit (19) is responsive to both the data and control circuit (19) for providing a clock signal.
|
申请公布号 |
US5418496(A) |
申请公布日期 |
1995.05.23 |
申请号 |
US19940192521 |
申请日期 |
1994.02.07 |
申请人 |
MOTOROLA, INC. |
发明人 |
FORD, DAVID;HAHN, EMIL N.;REED, MICHAEL D.;SRINIVASAN, NANDINI;JEFFREY, PHILIP A. |
分类号 |
H04L7/033;(IPC1-7):H03L7/099;H04L7/08 |
主分类号 |
H04L7/033 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|