摘要 |
A cache memory system includes a buffer having a plurality of segments storing lines of data in addressable storage locations. A first access path is used for accessing the plurality of segments in parallel for access by the CPU, and a second access path is provided for access to the plurality of segments in the buffer in parallel for cache consistency access. Access to damaged segments is selectively disabled by inhibiting tag match and line replacement through the first access path without affecting the second access path. Thus, by disabling the first access path to selected segments, a damaged segment is reconfigured offline without a quiescent state or an extended clocks off period affecting CPU performance.
|