发明名称 |
Error correction for digital video data. |
摘要 |
<p>In an apparatus for processing input N-bit digital video data with an error correction parity, the input N-bit digital video data includes each one sample of higher-order-N-bit data and a plurality of samples of lower-order-(M - N)-bit data, wherein M > N. An error correction circuit corrects an error of input N-bit digital video data, outputs error-corrected N-bit digital video data, and generates an error detection signal representing an error which can not be corrected. Further, a data combining circuit converts the error-corrected N-bit digital video data into M-bit digital video data, and an error classifying circuit classifies the error detection signal into a first error detection signal representing an error of the each one sample of the higher-order-N-bit data and a second error detection signal representing an error of the plurality of samples of the lower-order-(M - N)-bit data. An error concealment circuit performs an error concealment process for the converted M-bit digital video data based on only the first error detection signal. <IMAGE></p> |
申请公布号 |
EP0647067(A1) |
申请公布日期 |
1995.04.05 |
申请号 |
EP19940115550 |
申请日期 |
1994.10.04 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
OOTSUKA, TAKESHI;HIGASHIDA, MASAAKI |
分类号 |
H04N5/92;G11B20/12;G11B20/18;H04N5/926;H04N5/94;(IPC1-7):H04N5/94 |
主分类号 |
H04N5/92 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|