| 摘要 |
<p>A boundary scan test circuit comprises a plurality of register cells correspondingly to external pins of a semiconductor device, the register cells being coupled together to form a shift register during a test operation mode. The register cells includes a first selector for selecting one of a parallel input data, serial input data and a code signal, a first register for latching the output of the first selector to output a serial data to be input to a succeeding register cell, a second register for latching the output of the first selector, a second selector for selecting the parallel data or the output of the second register to output parallel data. The code signal is determined based on corresponding one of bits of ID code of the semiconductor device. The ID code is output from the register cells without providing an ID code register, resulting in a simple construction of the register cells and a reduced chip area for the semiconductor device. <IMAGE></p> |
