发明名称 Scheduling mechanism for network adapter to minimize latency and guarantee background processing time
摘要 Method and apparatus for scheduling operations of a network adapter in such a way as to minimize latency in processing received data packets, while still guaranteeing time for processing necessary background tasks. The method includes executing a polling loop in which repeated tests are made for the presence of receive data to process, but only a limited amount of receive data processing is performed before checking for background processing that needs to be performed. The polling loop ensures that immediate attention is given to processing of receive data, without the inherent latency of interrupt processing, but still gives periodic opportunities for background processing. Background processing is performed for a guaranteed minimum processing time before permitting a return to receive processing. Background processing may be performed without a guaranteed minimum processing time, but only when there is currently no receive processing to do.
申请公布号 US5404536(A) 申请公布日期 1995.04.04
申请号 US19920945198 申请日期 1992.09.15
申请人 DIGITAL EQUIPMENT CORP. 发明人 RAMAKRISHNAN, KADANGODE K.;SAWYER, DAVID;WEEKS, PHILLIP J.;WASHABAUGH, DOUGLAS M.
分类号 G06F9/48;(IPC1-7):G06F9/00 主分类号 G06F9/48
代理机构 代理人
主权项
地址
您可能感兴趣的专利