发明名称 Static random access memory cell structure having a thin film transistor load
摘要 A semiconductor memory apparatus comprises a flip-flop circuit formed of a pair of inverters formed of driver transistors formed on a semiconductor substrate and having an input and an output coupled to each other in a crossing fashion, and transistors formed on a semiconductor thin film formed on the semiconductor substrate, and a pair of access transistors coupled to drain electrodes of the inverters constructing the flip-flop circuit. In this semiconductor memory apparatus, a coupling capacitance is formed on an overlapping portion in which active layers of the semiconductor thin film transistors and gate electrodes of the semiconductor thin film transistors are overlapped to each other and a part of the overlapping portion in which the coupling capacitance is formed is formed within a contact hole, thereby forming a coupling capacitance between the gate electrode and the drain electrode of the inverters. A soft error, caused by an alpha -particle or the like, can be prevented by this coupling capacitance. Furthermore, at least an impurity concentration of the drain region of the semiconductor thin film transistor at its portion in which the coupling capacitance is formed is selected to be lower than that of the source region of the semiconductor thin film transistor. Thus, a standby current can be suppressed by suppressing an off-state current of the semiconductor thin film transistor.
申请公布号 US5404326(A) 申请公布日期 1995.04.04
申请号 US19930082380 申请日期 1993.06.28
申请人 SONY CORPORATION 发明人 OKAMOTO, YUTAKA
分类号 G11C11/412;H01L27/11;(IPC1-7):G11C11/40 主分类号 G11C11/412
代理机构 代理人
主权项
地址