发明名称 DATA PROCESSOR
摘要 PURPOSE:To eliminate the need to alter hardware constitution even if a clock frequency is increased in the future and to employ an optimum data transfer system according to the clock frequency. CONSTITUTION:An input/output interface part 12A supplies data from a D flip-flop 14 in a data processing part 11 to an input/output interface part 12A after holding the data temporarily in the flip-flop or directly according to a set input/output mode, and an input/output interface part 22A supplies the data to a D flip-flop in a data processing part 21 after holding the data in the flip- flop temporarily or directly according to a set input/output mode. The data are transferred securely in a short transfer time, so an optimum input/output mode is determined by test facilitating circuits 13 and 23 and an input/output mode determining circuit.
申请公布号 JPH0784822(A) 申请公布日期 1995.03.31
申请号 JP19930225273 申请日期 1993.09.10
申请人 FUJITSU LTD 发明人 ASADA YOSHIMI;SUGA ATSUHIRO
分类号 G06F11/22 主分类号 G06F11/22
代理机构 代理人
主权项
地址