发明名称 A/D CONVERTER
摘要 The converter for stabilizing the voltage when the voltage amplitude is rapidly changed includes a latch (11) storing the decoded signal of a decoder (12) temporarily and controlling the switch with the stored digital data, a buffer (12) applying the clock signal to the system, a comparator (13) comparing the present data of the decoder with the output data corresponding to the former clock, a detector (15) detecting the output frequency of an encoder (14), a F/V converter (16) converting the frequency to the corresponding voltage, and a variable bias voltage converter (17) controlling the current of the current source with the converted voltage.
申请公布号 KR950002300(B1) 申请公布日期 1995.03.16
申请号 KR19920025460 申请日期 1992.12.24
申请人 GOLDSTAR ELECTRON CO., LTD. 发明人 PARK, JONG - SOK
分类号 H03M1/66;H03M1/72;(IPC1-7):H03M1/66 主分类号 H03M1/66
代理机构 代理人
主权项
地址