发明名称 Method of controlling oxide thinning in an EPROM or flash memory array
摘要 A method of fabricating an electrically-programmable read-only-memory (EPROM) or a flash memory array structure that controls oxide thinning to prevent shorts in the array and trenching of the bit lines is provided. The method includes the following steps. First, in accordance with conventional processing techniques, layers of gate oxide, polyl, ONO, poly cap, and nitride are sequentially deposited on the substrate. Next, in accordance with the present invention, a layer of thin poly is deposited on the layer of nitride. The thin poly/nitride/poly cap/ONO/polyl layers are then etched to define thin poly/nitride/poly cap/ONO/polyl parallel strips. Edge oxide is then formed on the thin poly/nitride/poly cap/ONO/polyl strips. Following this, a layer of spacer oxide is formed over the layer of edge oxide. An anisotropic etch back of the layers of spacer oxide and edge oxide is then performed until the thin poly layer and the substrate are exposed. Next, a N-type dopant is introduced into the substrate material between the thin poly/nitride/poly cap/ONO/polyl strips to define the N+ buried bit lines of the array. Optionally, a thin layer of edge oxide can be formed over the substrate prior to the introduction of the dopant. Following the formation of the buried bit lines, a layer of differential oxide is grown over the above-described structure and the process then continues according to conventional steps.
申请公布号 US5397725(A) 申请公布日期 1995.03.14
申请号 US19930144677 申请日期 1993.10.28
申请人 NATIONAL SEMICONDUCTOR CORPORATION 发明人 WOLSTENHOLME, GRAHAM R.;BERGEMONT, ALBERT
分类号 H01L21/8247;H01L21/336;H01L27/115;H01L29/423;H01L29/788;H01L29/792;(IPC1-7):H01L21/265 主分类号 H01L21/8247
代理机构 代理人
主权项
地址
您可能感兴趣的专利