发明名称 WIRING LAYER OF SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF
摘要 An electrode wiring layer of a semiconductor device according to this invention includes a first conductive portion formed of polycrystalline silicon or the like, and second conductive portions formed as refractory metal silicide layers on opposite lateral walls of the first conductive portion. Upper surfaces and lateral surfaces thereof are coated with insulating layers formed in separate processes. The insulating layers covering the lateral surfaces in particular are formed by a self-aligning technique requiring no mask process. Where conductive layers are formed over the wiring layer according to this invention, a film forming and patterning process for insulating the conductive portions of the wiring layer is omitted and insulation of the wiring layer is secured.
申请公布号 KR950001838(B1) 申请公布日期 1995.03.03
申请号 KR19910023199 申请日期 1991.12.17
申请人 MITSUBISHI ELECTRIC CORP. 发明人 HACHISUGA, DONSHI;OKUMURA, KIKI
分类号 H01L23/52;H01L21/28;H01L21/316;H01L21/3205;H01L21/60;H01L21/768;H01L21/8234;H01L21/8242;H01L23/485;H01L23/532;H01L27/06;H01L27/10;H01L27/108;H01L29/43;H01L29/49;(IPC1-7):H01L21/28 主分类号 H01L23/52
代理机构 代理人
主权项
地址