发明名称 Circuit for limiting the maximum current supplied to a load by a power transistor.
摘要 A limiter circuit for the maximum current passed from a power transistor (T'p) to a load (ZL) connected to an output terminal of the transistor, being of a type which comprises an error amplifier (1'), a driver circuit (P') for said transistor (T'p), and a means of detecting the current (IL) flowing through said load (ZL) provided with at least first and second terminals, is characterized in that it comprises a circuit block (2) having an input terminal connected to the control terminal of (T'p) and an output terminal connected to the current generator internal of the amplifier (1'), one input (B') of said amplifier (1') being connected to said first terminal of (Rs)and the other input (A') connected to said second terminal of (Rs). The introduction of said circuit block lowers the open-ring system gain making it stable and producing a smooth reduction of any rise in the load current (IL). <IMAGE>
申请公布号 EP0639894(A1) 申请公布日期 1995.02.22
申请号 EP19930830354 申请日期 1993.08.18
申请人 CO.RI.M.ME. CONSORZIO PER LA RICERCA SULLA MICROELETTRONICA NEL MEZZOGIORNO 发明人 AIELLO, NATALE;PALARA, SERGIO;SCACCIANOCE, SALVATORE
分类号 H03G11/00;H03K17/0812;H03K17/082;H03K17/16 主分类号 H03G11/00
代理机构 代理人
主权项
地址