发明名称 |
Signal output circuit operating stably and arrangement of power supply interconnection line therefor in semiconductor integrated circuit device |
摘要 |
A semiconductor integrated circuit device includes a pad receiving a power supply potential and a pad receiving a ground potential both formed on a chip, and a power supply potential line and a ground potential line connected to respective pads and formed in a loop manner along a circumference of the chip. The semiconductor integrated circuit device includes a first data output circuit provided for a data output terminal proximate to a predetermined potential pad, and a second data output circuit provided for a data output terminal distant from the predetermined potential pad. First and second data output circuits drive corresponding data output terminals to the predetermined potential in two steps at a lower rate and a higher rate in accordance with an internal output data signal. First and second data output circuits include components for compensating for and canceling an influence on driving the corresponding output nodes due to the difference of distances to the predetermined pad therefrom. As a result, data is provided at a high speed and without overshoot, undershoot or ringing.
|
申请公布号 |
US5390140(A) |
申请公布日期 |
1995.02.14 |
申请号 |
US19930121853 |
申请日期 |
1993.09.17 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
TOMISHIMA, SHIGEKI;HIDAKA, HIDETO;HIROSE, MASAKAZU;TSURUDA, TAKAHIRO |
分类号 |
H01L21/822;G11C5/14;G11C7/10;G11C11/401;G11C11/409;H01L21/82;H01L27/04;H03K17/16;H03K19/0175;(IPC1-7):G11C5/06 |
主分类号 |
H01L21/822 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|