发明名称 |
Pipelined memory having synchronous and asynchronous operating modes |
摘要 |
A pipelined memory (20) has a synchronous operating mode and an asynchronous operating mode. The memory (20) includes output registers (34) and output enable registers (48) which are used to electrically switch between the asynchronous operating mode and the synchronous operating mode. In addition, in the synchronous operating mode, the depth of pipelining can be changed between a three stage pipeline and a two stage pipeline. By changing the depth of pipelining, the memory (20) can operate using a greater range of clock frequencies. In addition, the operating frequency can be changed to facilitate testing and debugging of the memory (20).
|
申请公布号 |
US5384737(A) |
申请公布日期 |
1995.01.24 |
申请号 |
US19940207509 |
申请日期 |
1994.03.08 |
申请人 |
MOTOROLA INC. |
发明人 |
CHILDS, LAWRENCE F.;JONES, KENNETH W.;FLANNAGAN, STEPHEN T.;CHANG, RAY |
分类号 |
G11C7/10;G11C29/14;(IPC1-7):G11C13/00 |
主分类号 |
G11C7/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|