发明名称 Multiplexed status and diagnostic pins in a microprocessor with on-chip caches
摘要 In a microprocessor, two output pins are dedicated to providing information to assist in diagnosing problems relating to internal instruction and data caches or the software executing in the caches. The information on the pins is time-multiplexed. In a first phase, the pins indicate whether the data or instruction cache is accessed and whether a cache miss has occurred. In a second phase, the pins carry signals identifying the address reference which resulted in a cache miss.
申请公布号 GB2256296(B) 申请公布日期 1995.01.18
申请号 GB19920010911 申请日期 1992.05.20
申请人 * INTEGRATED DEVICE TECHNOLOGY INC 发明人 ADVIGDOR * WILLENZ;PHILIP A * BOUREKAS;YESHAYAHU * MOR;SCOTT * REVAK
分类号 G06F11/28;G06F11/00;G06F11/26;G06F11/267;G06F11/34;G06F12/08;G06F15/78;(IPC1-7):G06F11/30 主分类号 G06F11/28
代理机构 代理人
主权项
地址