发明名称 Semiconductor device and its manufacturing method
摘要 Dummy patterns are formed in signal patterns of a first metal layer, an insulating film covering such patterns is flattened by CMP, and only dummy patterns are selectively etched by anisotropic etching through holes opened at specific intervals. Then the opened holes are filled with an insulating film, and cavities are formed. In the upper part of the cavity, a signal line of the second metal layer is formed. As a result, a semiconductor device is provided by the CMP flattening technology without being accompanied by increase of parasitic capacity between signal lines by metal dummy patterns or shorting due to dust and the like.
申请公布号 US6396146(B2) 申请公布日期 2002.05.28
申请号 US19980195614 申请日期 1998.11.19
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 NAKAYAMA TAKEO
分类号 H01L21/3205;H01L21/3105;H01L21/768;H01L23/522;H01L23/532;(IPC1-7):H01L23/48;H01L29/00 主分类号 H01L21/3205
代理机构 代理人
主权项
地址